Analysis and Control of Power Electronic Converters Based on a System Zero Locations Approach by Urrea-Quintero, Jorge-Humberto et al.
Selection of our books indexed in the Book Citation Index 
in Web of Science™ Core Collection (BKCI)
Interested in publishing with us? 
Contact book.department@intechopen.com
Numbers displayed above are based on latest data collected. 
For more information visit www.intechopen.com
Open access books available
Countries delivered to Contributors from top 500 universities
International  authors and editors
Our authors are among the
most cited scientists
Downloads
We are IntechOpen,
the world’s leading publisher of
Open Access books
Built by scientists, for scientists
12.2%
122,000 135M
TOP 1%154
4,800
Chapter
Analysis and Control of Power
Electronic Converters Based on a
System Zero Locations Approach
Jorge-Humberto Urrea-Quintero, Nicolás Muñoz-Galeano
and Lina-María Gómez-Echavarría
Abstract
This chapter presents a procedure to design and control power electronic con-
verters (PECs), which includes a zero-based analysis as a dynamical system
response criterion for dimensioning converter passive elements. For this purpose, a
nonideal boost DC-DC converter (converter considering its parasitic losses) is
dynamically modeled and analyzed in steady state as an application example. The
steady-state model is obtained from the average nonlinear model. The steady-state
model allows deducing expressions for equilibrium conversion ratioM Dð Þ and
efficiency η of the system. Conditions for the converter conduction modes are
analyzed. Simulations are made to see how parasitic losses affect bothM Dð Þ and η.
Then, inductor current and capacitor voltage ripple analyses are carried out to find
lower boundaries for inductor and capacitor values. The values of the boost DC-DC
converter passive elements are selected taking into account both steady-state and
zero-based analyses. A nonideal boost DC-DC converter and a PI-based current
mode control (CMC) structure are designed to validate the proposed procedure.
Finally, the boost DC-DC converter is implemented in PSIM and system operating
requirements are satisfactorily verified.
Keywords: power electronic converters, boost DC-DC converter,
zero-based analysis, current mode control, parasitic loss analysis, efficiency
1. Introduction
Design procedures of PECs must establish a trade-off between passive
elements’ values and dynamical performance because of the close dependence
between them. Dynamical performance should not be deteriorated and
operating requirements must be satisfied [1]. This task generally implies the
construction of a nonlinear dynamical model and its implementation in any
computational tool [2].
Dynamical modeling and steady-state analyses of PECs have received significant
attention as tools to model system design [3]. Through dynamical modeling, it is
possible to perform an analysis of the system behavior and its relation with passive
elements’ values [1]. Meanwhile, steady-state analysis provides expressions to
determine in PEC: (a)M Dð Þ, (b) η, and (c) continuous conduction mode (CCM)
and discontinuous conduction mode (DCM) boundaries [3].
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Multi-resolution PEC models can be constructed where parasitic losses can be
taken into account [4]. However, if parasitic losses are not considered, the PEC
model is simplified; but models do not adequately represent the PEC behavior in its
entire operation range [5]. Moreover, a simplified model cannot predict bothM Dð Þ
and η nonlinearities and limitations [6].
Parasitic losses are typically modeled as appropriate equivalent series resistances
(ESRs) associated with passive elements of PECs [3, 7, 8]. Parasitic losses can be
included in the PEC design stage when both dynamical performance and η are taken
into account [6]. Several works, [4, 7] to mention some of them, propose different
PEC modeling approaches that have included parasitic losses. Nevertheless, in the
reviewed literature, a consensus about what is the suitable detailed level of the
model does not exist, in which PEC’s dynamical behavior can be accurately
represented; without the model, deduction becomes a challenge for the designer.
However, the trend remains with the so-called average models which describe low-
frequency and neglect high-frequency dynamics (semiconductor switching
dynamics) of the system [9].
Average models that take, some or all, parasitic losses into account, have been
presented by [1, 10]. Recent works [7, 10–14] show that a practical level of model
detail for PECs includes parasitic losses associated with their passive elements and
disregards losses due to semiconductor switching. Models with this level of detail are
suitable for system design,M Dð Þ derivation, η analysis, and dynamical performance
evaluation [12]. Additionally, these models are suitable for control purposes [2, 10].
It is clear that based on average models, PECs can be designed to carry out
dynamical performance analysis. Notwithstanding, a design procedure is needed
that comprises all necessary steps to design and control PECs and fulfills all given
operating requirements. This design procedure must be simple and useful.
In the PEC field, few works that take into account dynamical characteristics of
the system have been carried out [15–17]. In these works, PEC’s design problem is
presented as an optimization problem. In consequence, a procedure to easily design
and control PECs is still needed. In this chapter, a procedure to easily design and
control PECs is introduced. In this procedure, neither an optimization process is
carried out nor is the control structure fixed. But, zeros’ location impact over the
system dynamical responses is analyzed, showing that a careful selection of the PEC
passive elements could both avoid electronic device failures due to large overshoots
and improve the dynamical system performance.
The structure of the chapter is organized as follows: in Section 2, both time- and
frequency-domain models of the boost DC-DC converter are derived. In Section 3,
the boost DC-DC converter is studied in steady state. Section 3 is composed of
Sections 3.1, 3.2, 3.3, and 3.4. In Sections 3.1 and 3.2, expressions forM Dð Þ and η are
derived including some parasitic losses. In Section 3.3, conditions to operate in CCM
or DCM are found. In Section 3.4, both inductor current and capacitor voltage
ripple analyses are carried out to find lower boundaries for inductor and capacitor
values that fulfill ripple requirements. In Section 4, the value of the passive ele-
ments is selected such that operating requirements are fulfilled and system dynam-
ical performance is achieved. Mathematical model is contrasted with a PSIM
implementation of the boost DC-DC converter. In Section 5, the widely accepted
current mode control (CMC) structure for boost DC-DC converters is designed.
2. Nonlinear dynamical modeling
Figure 1 shows a circuital representation of a typical boost DC-DC converter
including its parasitic losses associated to the passive elements. The boost DC-DC
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converter supplies energy to a dominant-current load represented as a Norton
equivalent model. Engines and inverters are common dominant-current loads that
can be supplied by a boost DC-DC converter. In Figure 1, L is inductor, C is
capacitor, and RL and RC are the parasitic losses for L and C, respectively. RL and RC
represent all parasitic losses.
The boost DC-DC converter operating in CCM can take two configurations
according to the switch position as shown in Figure 1. First (Figure 1(a)) and
second (Figure 1(b)) configurations correspond to switch H ¼ h1; h2f g being
turned on h1 ¼ 1, h2 ¼ 0 and turned off h1 ¼ 0, h2 ¼ 1, respectively. Therefore, the
switching function u can be defined as follows: u ¼ h1 or u ¼ 1 h2.
State variables are inductor current iL and capacitor voltage vC which represent
the energy variation in the system. The system inputs are u, DC input voltage source
vg, and current source io. Variations of io are useful to represent system current
perturbations. The system outputs are output voltage vo and iL. The corresponding
dynamical model of the system in Figure 1 is given by Eqs. (1) (2), where
αC ¼ RC=R and ϕC ¼ RC=1þ αC.
L
diL
dt
¼ vg  RL þ ϕC 1 uð Þ
2
 
iL þ
ϕC
R
 1
 
1 uð ÞvC þ ϕC 1 uð Þio (1)
C
dvC
dt
¼
1
1þ αC
 
1 uð ÞiL 
vC
R
 io
 
(2)
In this chapter, the widely accepted PI-based CMC structure for the boost
DC-DC converter is adopted [15, 16]. PI controllers’ tuning requires a frequency-
domain model. From Eqs. (1) and (2), it is possible to obtain a linear state-space
model of the boost DC-DC converter. Next, the frequency-domain model is
obtained by means of the realization given by Eq. (3).
G sð Þ ¼
1
det sI  Að Þ
C adj sI  Að Þ½ TBþD (3)
The linear state-space model for the boost DC-DC converter is given by Eqs. (4)
and (5), where x ¼ iL; vC½ 
T, u ¼ d; vg; io
 T
, and y ¼ iL; vo½ 
T. IL and VC, D and Io are
states and inputs in their rated values, respectively. d ¼ uh io (average value of u) is
Figure 1.
Circuital scheme of the DC-DC boost converter: configuration (a) h1 ¼ 1, h2 ¼ 0. Configuration (b)
h1 ¼ 0, h2 ¼ 1.
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the duty ratio, a continuous variable, and d∈ 0; 1½ . In this chapter, d is used as the
input control, while D is d in the operation point.
_x ¼ Axþ Bu (4)
y ¼ CxþDu (5)
where,
A ¼

RL þ ϕCð Þ 1Dð Þ
2
L
ϕC
R
 1
 
1Dð Þ
L
1Dð Þ
1þ αCð ÞC

1
RC 1þ αCð Þ
2
6666664
3
7777775
(6)
B ¼
2ϕCIL 1Dð Þ  VC
ϕC
R
 1
 
 ϕCIo
 
L
1
L
ϕC 1Dð Þ
L

IL
1þ αCð ÞC
0 
1
1þ αCð ÞC
2
66664
3
77775 (7)
C ¼
1 0
ϕC 1Dð Þ 1
ϕC
R
" #
(8)
D ¼
0 0 0
ϕCIL 0 ϕC
 	
(9)
The transfer functions given by Eqs. (10)–(15) are obtained by applying the
realization given by Eq. (3), where GiLd sð Þ ¼ IL sð Þ=D sð Þ, GiLvg sð Þ ¼ IL sð Þ=Vg sð Þ,
GiLi0 sð Þ ¼ IL sð Þ=I0 sð Þ, Gvod sð Þ ¼ Vo sð Þ=D sð Þ, Gvovg sð Þ ¼ Vo sð Þ=Vg sð Þ, and
Gvoi0 sð Þ ¼ Vo sð Þ=I0 sð Þ.
GiLd ¼
1
R
 
ðRC 1þ αCð Þ 2RϕCIL 1Dð Þ  VC ϕC  Rð Þ  RϕCIoð Þs
þ ϕC þ Rð Þ 1Dð ÞRIL  VC ϕC  Rð Þ  RϕCIoÞ
8<
:
9=
;
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþ RL þ Rð Þ 1Dð Þ
2
(10)
GiLvg ¼
RC 1þ αCð Þsþ 1
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþþ RL þ Rð Þ 1Dð Þ
2
(11)
GiLi0 ¼
ϕCRC 1Dð Þ 1þ αCð Þsþ R 1Dð Þ
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþþ RL þ Rð Þ 1 Dð Þ
2
(12)
Gvod ¼
CϕC 1Dð Þ 1þ αCð Þ 2RϕCIL 1Dð Þ  VC ϕC  Rð Þ  RϕCIoð Þ þ LIL ϕC  Rð Þ½ s
IL ϕC  Rð Þ 1Dð Þ
2 2ϕC þ RLð Þ þ 1Dð Þ 2RϕCIL 1Dð Þ  VC ϕC  Rð Þ  RϕCIoð Þ
( )
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþ RL þ Rð Þ 1Dð Þ
2
(13)
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Gvovg ¼
R ϕCC 1þ αCð Þsþ 1ð Þ 1Dð Þ
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþ RL þ Rð Þ 1Dð Þ
2
(14)
Gvoi0 ¼
R ϕC 1Dð Þ
2  ϕC 1Dð Þ  RL
 
ϕCC 1þ αCð Þsþ 1ð Þ
RLC 1þ αCð Þð Þs2 þ Lþ RC RL þ ϕCð Þ 1þ αCð Þ 1Dð Þ
2
h i
sþ RL þ Rð Þ 1Dð Þ
2
(15)
Once the current control loop in the CMC structure is closed, the equivalent
simplified representation of the boost DC-DC converter shown in Figure 2 is
obtained. Large- and small-signal models of the simplified boost DC-DC converter
are given by Eqs. (16) and (17), respectively. The transfer functions of the simpli-
fied model are given by Eq. (18). The numerator of Eq. (18) has two components,
one for each system input, i.e., iREF and io, respectively. In the CMC structure,
Eq. (18) is employed to tune the PI controller in the outer control loop, which
regulates vo.
C
dvC
dt
¼
1
1þ αC
 
iLREF 1Dð Þ 
vC
R
 io
 
(16)
vC
:½  ¼ 
1
1þ αC
 
1
RC
 	
vC½  þ
1
1þ αC
 
1Dð Þ
C

1
1þ αC
 
1
C
 	
iLREF
io
" #
vo½  ¼
1
1þ αC
  	
vC½  þ
1
1þ αC
 
RC 1Dð Þ 
1
1þ αC
 
RC
 	
iLREF
io
" #
(17)
Gvo sð Þ ¼
1þ αCð ÞRCRCsþ Rþ RC½  1Dð Þ
 1þ αCð ÞRCRCsþ Rþ RC
 	
1þ αCð Þ 1þ αCð ÞRCsþ 1½ 
(18)
3. Steady-state analysis
Once the system model is obtained, the following analysis might be carried out:
(1) derivation of theM Dð Þ expression, (2) losses effect and efficiency expression
Figure 2.
Equivalent simplified representation of the boost DC-DC converter.
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derivation, (3) condition analyses of CCM and DCM, and (4) inductor current ΔiL
and capacitor voltage ΔvC ripple analysis. The aim of these analyses is to determine
suitable passive elements’ (L and C) boundaries which satisfy the design require-
ments.
3.1 First step: derivation of the equilibrium conversion ratio M(D) expression
Steady-state model allows to derive expressions for average rated values for both
vC and iL as functions of the system inputs and parameters. The steady-state model
is obtained by setting the model given by Eqs. (1) and (2) to zero. Thus, Eqs. (19)
and (20) are obtained.
IL ¼
VC
R 1Dð Þ
(19)
Vg ¼
RL þ R 1Dð Þ
2
R 1Dð Þ
 !
Vo (20)
From Eqs. (1) and (2), it is found that Vo ¼ VC in steady state. The expression of
M Dð Þ for the boost DC-DC converter is conveniently written using Eq. (21), where
αL ¼ RL=R.M Dð Þ indicates the conversion gain factor in voltage in terms of D, R,
and RL.
M Dð Þ ¼
Vo
Vg
¼
1Dð Þ
αL þ 1Dð Þ
2 (21)
Note thatM Dð Þ does not depend on RC due to the fact that the capacitor current
in the average model is zero, leading to no voltage drop in RC.
It is important to remark that if RL ¼ 0 in Eq. (21), this expression is in agree-
ment with the ideal boost DC-DCM Dð Þ, i.e.,M Dð Þ ¼ 1= 1Dð Þ. However, the
converter reaches an efficiency equal to 100% if RL ¼ 0. Additionally,M Dð Þ tends
to∞ when D tends to 1. The above consideration is not true in a real boost DC-DC
converter application and, for this reason, an analysis without including parasitic
losses is not convenient.
3.2 Second step: losses effect and efficiency expression derivation
This section shows how parasitic losses affect η in the boost DC-DC converter
case. Losses effect and efficiency analyses are carried out in order to find suitable
values for RL and RC such that the designed PEC fulfills the operating requirements.
The DC transformer correctly represents the relations between DC voltages and
currents of the converter. The resulting model can be directly solved to find volt-
ages, currents, losses, and efficiency in the boost DC-DC converter [20].
Eqs. (22) and (23) are obtained from Eqs. (1) and (2). These equations establish
that the average value of both iL and vC are equal to zero in steady state. Figure 3 is
the representation of Eqs. (22) and (23) as a DC transformer model.
0 ¼ Vg  RL þ ϕC 1Dð Þ
2
 
IL 
1
1þ αC
 
VC 1Dð Þ
Vd
(22)
0 ¼ 
VC
1þ αCð ÞR
þ
1
1þ αC
 
IL 1Dð Þ
Id
(23)
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The equivalent circuit model in Figure 3 allows to compute the converter effi-
ciency η. From Figure 3, it is possible to deduce the efficiency expression given by
Eq. (24).
η ¼
1Dð Þ2
1þ αCð Þ αL þ 1Dð Þ
2
  (24)
Simulations of Eqs. (21) and (24) are shown in Figure 4 for several values of αC
and αL ratios in order to test how much losses affect bothM Dð Þ and η.
Figure 4(a) and (b) is shown together to relateM Dð Þ and η. Two different
values of D can be selected to reach the same value ofM Dð Þ. Nevertheless, higher
values of D lead to lower efficiency values. For this reason, it is recommended that
the converter operates at low values of D as possible.
Figure 4(a) shows how the αL ratio affectsM Dð Þ: αL ¼ 0 is the ideal case for the
boost DC-DC converter (without losses) andM Dð Þ in the converter has an increas-
ing trend and eventually tends to infinity. When αL increases (real case, converter
with losses),M Dð Þ decreases and the curve has a quadratic trend. It can be observed
that the higher αL value matches to the lower converter conversion ratioM Dð Þ.
From Figure 4(b), it is observed that the maximum η value reached by the
converter is determined by losses and it is given in D ¼ 0 for everyM Dð Þ curve. For
the studied case, it is the combination of αC and αL that determines the maximum
value of η, which decreases while D increases, dropping to 0 when D tends to 1.
Figure 3.
DC transformer model of the boost DC-DC converter.
Figure 4.
(a) Conversion ratioM Dð Þ vs. duty cycle D. (b) Efficiency η vs. duty cycle D.
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Hence, the converter should operate as far as possible with low D values. Addition-
ally, an increase of either αC or αL causes a decrease in η. Therefore, αC and αL
should tend to zero to guarantee high converter efficiency. Values of αC and αL were
clustered in groups of curves. For αL ¼ 0 and αC ¼ 0;0:05;0:1½  (above lines
group), it is noted that while αC increases, η slightly decreases. For curves group
αL ¼ 0:05 and αC ¼ 0;0:05;0:1½  (middle lines group) and for curves group
αL ¼ 0:1 and αC ¼ 0;0:05;0:1½  (below lines group), something similar occurs—η
decreases while αC increases. However, decreases in η are more notable when αL
increases than when αC increases. The combined effect of high αL and αC leads to a
highly inefficient system with high losses.
3.3 Third step: conditions for the converter conduction model
The CCM is suggested since DCM causes a larger voltage ripple in the boost
DC-DC converter case [18, 19]. In consequence, the peak inductor current in DCM
is higher than in CCM [22]. By [20], the condition for operating in the CCM is
∣IL∣>∣ΔiL∣ and the condition for operating in the DCM is ∣IL∣<∣ΔiL∣. The DCM condi-
tion for the boost DC-DC converter is given by Eq. (25), where Ts ¼ 1=f sw and f sw is
the converter switching frequency.
D 1Dð Þ2>
2L
RTs
(25)
The left side of Eq. (25) is a function that only depends on D. Here, this function
is named as K Dð Þ ¼ D 1Dð Þ2. The right side of Eq. (25) is a dimensionless function
that depends on L, R, and Ts, which is named in this chapter as K ¼ 2L=RTs. If L and
R are taken as the converter parameters and f sw is fixed, K is a constant and
represents the converter measure to operate in CCM and DCM [20]. Large values of
K lead to CCM. Small values of K lead to the DCM for some values of D. K Dð Þ is a
function that represents the boundary between DCM and CCM. Then, the mini-
mum value of K must be at least equal to the maximum value of K Dð Þ, i.e.,
max K Dð Þð Þ≤min Kð Þ, if it is desired that the converter always operates in CCM, see
Figure 5. Therefore, if values for R and Ts are given in the system specifications, a
condition for the minimum possible value of L that assures CCM operation is given
by Eq. (26), with max K Dð Þð Þ ¼ 0:148, that is equal to the critical value of K Kcð Þ.
L>0:148
RTs
2
(26)
Figure 5.
K Dð Þ, K, and conduction mode (CM) conditions.
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3.4 Fourth step: inductor current and capacitor voltage ripple analysis
ΔiL and ΔvC analyses are carried out to determine constraint equations for a
suitable choice of both L and C values. The carried out analysis in this section is
suitable for the boost DC-DC converter operating in CCM. Figure 6 shows both
typical inductor voltage vL and inductor current iL linear-ripple approximations.
The slope with iL increasing or decreasing is deduced from the analysis of VL at each
subinterval of time taken into account. Typical values of current inductor ripple ΔiL
lie under 10% of the full-load value of IL [20]. From Figure 6, it is seen that iL
begins at the initial value of iL 0ð Þ. After time proceeds, iL increases during the first
subinterval (DTs) and decreases during the second subinterval ( 1Dð ÞTs), both
with a constant slope. Then, the switch changes back to its initial position at time
t ¼ Ts and the process repeats.
As illustrated in Figure 6(b), both current ripple and inductor magnitudes are
related through the slope of iL. The peak inductor current Ipk is equal to IL plus the
peak-to-average ripple ΔiL. Ipk flows through inductor and semiconductor devices
that comprise the switch. The knowledge of Ipk is necessary when specifying the
rating of the device. The ripple magnitude can be calculated through the knowledge
of both the slope of iL and the length of the first subinterval (DTs). The iL linear-
ripple approximation is symmetrical to IL; hence during the first time subinterval,
iL increases by 2ΔiL (since ΔiL is the peak ripple, the peak-to-peak ripple is 2ΔiL).
In consequence, the inductor value L can be chosen from Eq. (27).
L ¼
Vg 
αL
1Dð Þ
 
Vo
2ΔiL
DTs (27)
Eq. (27) is a lower boundary for the L value, where L can be chosen such that a
maximum ΔiL is attained for the boost DC-DC operating condition.
Figure 6.
(a) Typical inductor voltage linear-ripple approximation. (b) Typical current inductor linear-ripple
approximation.
Figure 7.
(a) Typical capacitor current linear-ripple approximation. (b) Typical capacitor voltage linear-ripple
approximation.
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Likewise, vC linear-ripple approximation is depicted in Figure 7(b), where a
relation between the voltage ripple and the capacitor magnitude is observed. It is
seen that vC begins at the initial value of vC 0ð Þ. After time proceeds, vC decreases
during the first subinterval (DTs) and increases during the second subinterval
( 1Dð ÞTs), both with a constant slope. Then, switch changes back to its initial
position at time t ¼ Ts and the process repeats itself. The ripple magnitude can be
calculated through the knowledge of both the slope of vC and the length of DTs. The
change in vC, 2ΔvC during DTs, is equal to the slope multiplied by DTs. In conse-
quence, Eq. (28) can be used to select the capacitor value of C to obtain a given ΔvC.
Eq. (28) is a lower boundary for C value, where C can be chosen such that a
maximum ΔvC is attained for the worst boost DC-DC operating condition.
C ¼
Vo
2RΔvC
DTs (28)
4. Passive elements’ value determination
In this section, the boost DC-DC converter operating requirements are specified.
Then, the values of the passive elements are determined such that operating
requirements are fulfilled and system dynamical performance is achieved. Finally,
the mathematical model is contrasted with a PSIM implementation of the boost DC-
DC converter.
4.1 System operating requirements
In the boost DC-DC converter application, typical requirements are: input volt-
age range, output voltage range, output power range, output current range, operat-
ing frequency, output ripple, and efficiency. Unless otherwise noted, the
continuous operating mode is assumed. The set of operating requirements for the
boost DC-DC converter are specified in Table 1.
4.2 Zeros’ location analysis
The values of the passive elements are selected to fulfill the operating require-
ments. The main interest is to choose suitable values for inductors and capacitors
Requirements Values
Min Typ Max
Input voltage range 30 V 35 V 40 V
Output voltage range 50V 70 V 95 V
Output power range 0 W 100 W 300 W
Output current range 0A 2A 8A (At 50 V)
Operating frequency 100KHz
Output current ripple 1% 5% 10%
Output voltage ripple 0.1% 0.5% 1%
Steady-state efficiency 90% 95% 98%
Load 25 Ω 50 Ω 100 Ω
Table 1.
Boost DC-DC converter operating requirements.
10
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such that constraints like maximum physical admissible currents and voltages,
converter efficiency, and converter CM are satisfied by keeping an acceptable
dynamical system performance.
Expressions given by Eqs. (27) and (28) were deduced via steady-state analysis
for lower inductor L and capacitor C boundaries, respectively. These expressions
are suitable to choose L and C values as functions of ΔiL, Δvc, states, and inputs in
their steady-state value. Additionally, the expression given by Eq. (26) was deduced
from the converter CM analysis, which allows to guarantee the boost DC-DC con-
verter CCM operation in all the operating ranges by choosing suitable L and R
values.
In PECs, it is desired that ΔiL≤max ΔiLð Þ and Δvo≤max Δvoð Þ should be assured
in the entire operation range. Then, based on the worst condition for ΔiL and Δvo, L
and C lower boundaries can be deduced such that ripple constraints are satisfied.
Eqs. (29) and (30) give lower boundaries for L and C, respectively.
L≥
max Vg

 
 RLmax Rð Þ 1Dð Þ min Voð Þ
 
2max ΔiLð Þ
DTs (29)
C≥
max Voð Þ
2min Rð Þmax Δvoð Þ
DTs (30)
Eq. (26) also gives a minimum boundary for L value. Then, Eqs. (26) and (29)
must be evaluated and the maximum L value must be selected as the lower
boundary.
Eqs. (29) and (26) depend on RC and RL through αC andM Dð Þ, respectively.
However, from the steady-state analysis, instead of calculating RC and RL values, it
is suitable to establish αC and αL values. αC and αL values can be chosen such that the
system efficiency is η≥90% in the entire operating range.
The maximum boost DC-DC conversion condition corresponds to max M Dð Þð Þ.
Then, max M Dð Þð Þ ¼ max Voð Þ=min Vg

 
. According to the operating require-
ments in Table 1, min Vg

 
¼ 30V and max Voð Þ ¼ 95V, thus the maximum con-
version condition in the example here presented is max M Dð Þð Þ ≈ 3:17. In
consequence, loss ratios must be αC<0:05 and αL<0:05 when R ¼ max Rð Þ ¼ 100Ω.
Figure 8 showsM Dð Þ and η curves for RL ¼ 150mΩ, RC ¼ 70mΩ, and R ¼ 25Ω,
i.e., αL ¼ 0:006 and αC ¼ 0:0034. With these αL and αC values, it is assured that
η≥90% andM Dð Þ ≈ 3:17. Two points are remarked over bothM Dð Þ and η curves for
the rated converter conversion conditionM Dð Þ ¼ 2 andM Dð Þ ≈ 3:17. FromFigure 8(a),
it is seen that the converter has sufficient boost capacity to guarantee that for
M Dð Þ ≈ 3:17, the voltage requirement is satisfied. Additionally, from Figure 8(b), it is
Figure 8.
(a) Conversion ratioM Dð Þ. (b) Efficiency η.
11
Analysis and Control of Power Electronic Converters Based on a System Zero Locations Approach
DOI: http://dx.doi.org/10.5772/intechopen.80426
seen that forM Dð Þ ¼ 2 andM Dð Þ ≈ 3:17, the converter has 97 and 93% of efficiency,
respectively.
From Eq. (29), max ILð Þ ¼ max VCð Þ=min Rð Þ 1Dð Þ. Then, on the one hand, if
max ΔiLð Þ ¼ 0:1max ILð Þ, L≥326:34μH must be selected according to Eq. (29) in
order to keep the converter in safe operation [22]. On the other hand, L≥40μH to
always operate in CCM by evaluating Eq. (26). The iL ripple-based condition is a
less restrictive boundary for L than the CCM-based condition. Therefore,
L≥326:34μH is the lower boundary for this element.
If max ΔvCð Þ ¼ 0:01max Voð Þ in order to keep a converter in safe operation
[22], C≥14:120μF according to Eq. (30).
Minimum L and C values are selected as system parameters. Next, a simulation
of the designed boost DC-DC converter is carried out. Figure 9 shows the step
system response for Vg ¼ 35V, Vo ¼ 70V, Io ¼ 0A, L ¼ 326:34μH, C ¼ 14:120μF,
R ¼ 50Ω, αC ¼ 0:0034, αL ¼ 0:006, and f sw ¼ 100kHz.
From Figure 9, it is seen that, with minimum values of L and C, voltage
overshoot is O:S:Gvd ¼ 57:4718%, current overshoot is O:S:GiLd ¼ 187:2323%, and
system setting time is ts ¼ 3:03ms. From Figure 9(a), it is seen that the peak current
value is 33:1686A, while the steady-state current value is around 11:5477A. From
Figure 9(b), it is seen that the peak voltage value is 214:5027 V, while the steady-
state voltage value is around 136:2166 V.
A designed system with these overshoots needs to oversize its electronic devices
such that these devices support both peak voltage and current values without
system damage. However, such electronic devices can be expensive and inconve-
nient. For instance, in this chapter, an analysis of the boost DC-DC converter
dynamical characteristics is carried out. This dynamical analysis studies the impact
of L and C values over the zeros in transfer functions given by Eqs. (10) and (13),
which determine overshoots and system setting time.
In a system as it is known, dynamical response is determined by poles and zeros’
location [23]. Zeros are determined by the selected inputs and outputs of the
system. Zeros’ location is related to some system performance restrictions such as
tracking limitations in feedback systems when classical control structures are
employed [21, 22]. Moreover, large current or voltage overshoots in converter
transient response can cause converter failures. PEC design process could take into
account zeros’ location due to L and C values such that the right half-plane (RHP)
zeros are avoided or their impacts are attenuated. In consequence, the impact of L
and C values over the zeros is analyzed to establish a trade-off between their values
and the dynamical system response.
In the boost DC-DC converter d is chosen as control input, while vg and io are
considered disturbances. Thus, d variations’ effect is of primary interest over sys-
tem output. In consequence, duty ratio-to-voltage-output Gvdð Þ and duty-ratio-to-
inductor-current GiLdð Þ transfer functions are studied. A simulation was carried out
Figure 9.
(a) GiLd step system response. (b) Gvd step system response.
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to evaluate the effects of large values for both L and C. Figure 10 shows Gvd and
GiLd overshoots and setting time for L∈ 326:34μH; 2000μH½  and
C∈ 14:12μF; 100μF½ .
From Figure 10, it is seen that the minimum possible value of C causes maxi-
mum overshoot in vo; while a minimum possible value of L causes maximum
overshoot in iL. Moreover, minimum C and L values give minimum system setting
time.
In contrast, large values of C cause high overshoot of iL; while large values of L
cause high system setting time. In consequence, two additional design requirements
are given in order to establish maximum possible values for L and C such that
system overshoots and setting time are suitable: (a) maximum duty-ratio-to-
output-voltage overshoot max O:S:Gvd

 
and (b) maximum duty-ratio-to-inductor-
current overshoot max O:S:GiLd
 
.
From Figure 10, it is seen that the system dynamical response cannot be modi-
fied if the values of both L and C are simultaneously increased. Meanwhile, if either
L or C values are increased, both O:S:Gvd and O:S:GiLd decrease. Nevertheless, larger
values of L have a major impact than larger values of C.
L ¼ 1mH and C ¼ 15μF are selected by results shown in Figure 10 since with
these values O:S:GiLd ≈ 105% and O:S:Gvd ≈ 53%, i.e., O:S:GiLd is approximately reduced
to 82% and O:S:Gvd is approximately reduced to 4%. Furthermore, ts ¼ 4:32ms, i.e.,
the system setting time is only increased by 1:3ms. Thus, these L and C values
establish a trade-off between system overshoots and performance. It is remarked
that selected L and C values are commercially available.
4.3 System frequency response verification
Frequency response of both the mathematical model and a PSIM circuital
implementation are contrasted in order to validate the dynamical model of the
designed boost DC-DC converter via simulation. The boost DC-DC converter was
parameterized with L ¼ 1mH, C ¼ 15μF, Vg ¼ 35V, Vo ¼ 70V, Io ¼ 0A,
αC ¼ 0:0034, αL ¼ 0:006, R ¼ 50Ω, and f sw ¼ 100kHz. In consequence,
IL ¼ 2:8812A and D ¼ 0:5141 in the equilibrium point.
Figure 10.
(a) Gvd step system response for varying L and C: overshoot with zeros. (b) GiLd step system response for varying
L and C: overshoot with zeros. (c) Step system response varying L and C: setting time.
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Figure 11 presents the boost DC-DC converter Bode diagrams of the PSIM
circuital implementation and the mathematical model given by Eqs. (10)–(15). The
frequency response of the PSIM circuital implementation matches with the mathe-
matical model. Then, the PSIM circuital implementation is satisfactorily reproduced
by the mathematical model.
5. Control structure design
Nonminimum phase behavior is a well-known result derived from the boost DC-
DC converter study [24]. To avoid this system behavior, a CMC structure has been
proposed [18, 24]. Nonminimum phase behavior is avoided with this control struc-
ture since both GiLd and inductor-current-to-output-voltage GvoiLREF transfer func-
tions have a minimum phase behavior.
The converter control design is focused on imposing a desired low-frequency
behavior on the system. Here, a CMC structure for the boost DC-DC converter is
designed. The aim is to tune PI controllers such that the control objective is
achieved. Figure 12 shows the CMC structure for the DC-DC boost converter. As it
is seen in Figure 12, the CMC structure employs two PI controllers: first one for iL
control and second one for vo regulation. These PI controllers are arranged in
master-slave form; where iL control loop is the inner loop and vo control loop is the
outer loop. This master-slave arrangement allows vo regulation while preserving iL
within specified safety limits.
In the boost DC-DC converter which operates in a switch-mode power supply and
feeds a certain variable load, the d needs adjustments in order to ensure a constant vo
for the entire operating range (voltage regulation). Besides, against any system distur-
bance (vg and io random changes), the d value should be adjusted to drive the system
back to the operating point. The PI controller in the outer loop provides the set-point
of the inner loop, which acts as the control input of the outer loop. The proportional
and integral (PI) controller in the inner loop generates a continuous signal for d, which
by means of a pulse width modulation (PWM) is applied to the power switching gate.
5.1 Controller tuning
Controller’s tuning task begins with the set of design specifications. The goal of
the boost DC-DC converter controller is to maintain vo within 2% of its rated value
Figure 11.
(a) GiLd Bode diagram. (b) Gvd Bode diagram.
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(i.e., 68:6V–71:4V) in response to random changes (disturbances) in both vg and io.
Also, the controller should be able to drive vo within the tolerance for vg variations
over a range from 30 to 40V.
The inner loop control bandwidth must be 20kHz or less due to the fact that f sw
is equal to 100kHz, and the outer loop control bandwidth must be smaller than 1=5
of the inner loop control bandwidth [25], i.e., smaller than 5kHz. Additionally, a
robustness index ofMs<2 is desired to establish a trade-off between control perfor-
mance and robustness [26].
A PI controller was tuned by acting directly on d to track the inductor current
reference iLREF since GiLd exhibits a minimum phase behavior. The inductor current
PI controller was tuned by means of the root-locus technique, adopting the follow-
ing design specifications: damping factor ζ equal to 0:707 and a 20kHz closed-loop
bandwidth. The tuned PI controller transfer function GCiL sð Þ is given by Eq. (31).
These PI controller design specifications ensure: (a) Zero steady-state error and a
satisfactory reference tracking for frequencies below 20kHz; this is observed on
transfer function TiLiLREF in Figure 13. (b) Effective disturbance rejection for both
input voltage vg and current source io variations, which are observed on transfer
functions TiLvg and TiLio in Figure 13, respectively. (c) A closed-loop robustness
Ms ¼ 1:2.
GCiL sð Þ ¼
1:27sþ 55218
s
(31)
A PI controller was tuned to regulate vo since the GvoiLREF sð Þ transfer function
given by the Eq. (18) exhibits a minimum phase behavior. This PI controller pro-
vides the set-point of the inner control loop. The PI controller of the outer control
loop was tuned by means of the root-locus technique considering a damping factor ζ
equal to 0:707 and a 5kHz closed-loop bandwidth. The tuned PI controller transfer
function GCvo sð Þ is given by Eq. (32). These PI controller design specifications
ensure: (a) Zero steady-state error observed on transfer function TvovoREF in
Figure 14. (b) Effective disturbance rejection for the current source io variations,
which are observed on transfer function Tvoio in Figure 14. (c) A closed-loop
robustnessMs ¼ 1:2.
Figure 12.
Boost DC-DC CMC structure scheme.
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GCvo sð Þ ¼
0:07994sþ 235:1
s
(32)
5.2 Closed-loop system performance verification
The designed boost DC-DC converter with its control structure was
implemented in PSIM to assess the closed-loop system robustness. Three cases were
proposed to evaluate the control structure robustness against most common distur-
bances. (i) An experiment that simulates a change of 35% around the nominal
value of the load was carried out. Next, (ii) an experiment that simulates a change
of 15% around the nominal value of the input voltage was carried out. Finally,
Figure 13.
Inner current control loop transfer functions.
Figure 14.
Outer output voltage control loop transfer functions.
16
Applied Modern Control
(iii) an experiment that simulates a combined change of 35 and 30% around the
nominal values of the load and the input voltage, respectively, was carried out.
Figure 15 shows the dynamical system response against the perturbations men-
tioned above. From Figure 15, it is seen that the system stability is not affected by
any of the simulated perturbations, which means that the control structure is robust
against the system perturbations from both the load and the input voltage up
to 35%.
Figure 15(a) shows the closed-loop behavior at unit step changes of io around
the operating point corresponding to the full load. Two io unit step changes were
applied to evaluate the control structure performance. The first step change was
applied at t ¼ 10ms for 10ms, then the current source returns to its rated value
io ¼ 0A. The second unit step change was applied at t ¼ 30ms for 10ms, then the
current source returns to its rated value io ¼ 0A. In Figure 15(a), a satisfactory
tracking of iLREF and regulation of vo to reject load disturbances depicted as changes
in io is observed.
Figure 15(b) shows the closed-loop behavior at unit step changes of vg. Two vg
unit step changes were applied to evaluate the control structure capabilities to
regulate vo and to evaluate the capabilities of the designed boost DC-DC converter.
The first unit step change was applied at t ¼ 10ms for 10ms. This first unit step
change was equal to vg ¼ 5V, i.e., the final value of the input voltage was vg ¼ 30V
that corresponds with its lower boundary. The second unit step change was applied
at t ¼ 30ms for 10ms. This second unit step change was equal to vg ¼ þ5V, i.e., the
final value of the input voltage was vg ¼ 40V that corresponds to its upper bound-
ary. In Figure 15(b) a satisfactory reference tracking of iLREF and control regulation
of vo to changes in vg is observed. It is important to remark that under the worst
condition for vg, the boost DC-DC converter was able to keep vo in its rated value.
Finally, Figure 15(c) shows the closed-loop behavior at random unit step
changes of both io and vg. These unit step changes were applied such that the
designed control structure performance could be evaluated against any random
disturbance. From Figure 15(c), it is possible to see that the designed control
structure has a satisfactory performance against multiple disturbances within spec-
ified design requirements for the boost DC-DC converter in Table 1.
Figure 15.
Closed-loop behavior at unit steps system disturbances.
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In order to carry out system operation requirements verification, case (c) of
Figure 15 is taken into account. Figure 16 shows: (a) Pin, Pout and (b) iL and vo,
when case (c) of Figure 15 is considered.
From Figure 16(a), it is seen that Pout does not exceed the maximum admissible
output power in steady state and is always lower than Pin. bð Þ. Figure 16(b) shows
iL and vo. A zoom was made for the worst simulated system condition. From
Figure 16(b), it is seen that even in the worst iL and vo condition, ΔiL and Δvo are
below 1%. Accordingly, the designed boost DC-DC converter satisfies both ΔiL and
Δvo conditions.
In conclusion, Figure 16 shows that the boost DC-DC converter system operat-
ing requirements given in Table 1 are successfully satisfied.
6. Conclusions
In this chapter, a procedure to easily design and control PECs was proposed and
zeros’ location impact over the system dynamical responses was analyzed, showing
that a careful selection of the PEC passive elements could both avoid electronic
device failure due to large overshoots and improve the dynamical system perfor-
mance. Parasitic losses RL and RC were included in order to have a more realistic
approach to the system. The presented procedure was composed of:
a. The nonlinear dynamical system modeling approach to obtain a mathematical
tool and evaluate the system performance. The obtained dynamical model was
suitable to describe the dynamical behavior of the system and to derive the
steady-state model.
b.The steady-state analysis that allowed to find suitable constraints for passive
elements’ values. The steady-state analysis was composed of: (a)M Dð Þ
expression derivation, (b) losses effect analysis and η expression derivation,
(c) conditions for analysis of CCM and DCM, and (d) ΔiL and ΔvC analyses.
Figure 16.
(a) Instantaneous Power verification. (b) Ripples verification.
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c. The passive elements’ value determination based on the system zeros’ location.
A zero-based analysis allowed to choose the passive elements’ values such that
a trade-off between operating requirements and system transient response
were achieved. This analysis reduced the system outputs’ overshoot alleviating
electronic devices’ stress and improving the system’s performance.
d.The proposal of a model-based control structure; particularly, a CMC structure
based on PI controllers for automatic converter control was implemented in
the boost DC-DC converter, although a control structure does not need to be
fixed in this procedure.
e. The procedure was applied to a boost DC-DC converter application taking into
account the parasitic losses associated with its passive elements, which allows
to investigate the details of its performance, operation, and behavior. It was
possible to design a boost DC-DC converter that fulfills all the operating
requirements in the entire operating range, even if bounded disturbances
appear. Design was based on the nonlinear dynamical model and steady-state
analysis. The CMC structure was implemented for the designed boost DC-DC
converter. PI controllers were tuned by means of root-locus controller design
method. The boost DC-DC converter was implemented in PSIM where system
operating requirements, closed-loop performance, and robustness were
successfully verified.
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